

#### 2:1 MIPI D-PHY (5G bps) 4-Data Lane Switch

### **Descriptions**

RLCS646 is a high performance four-data lane MIPI, D-PHY switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or low-power MIPI sources. The RLCS646 has wide bandwidth and maintains good signal integrity, which makes it ideal is designed for the MIPI specification and allows connection to a CSI or DSI module. 36-Ball Wafer Level Chip Scale Package (WLCSP) 2.4mm x 2.4mm with Pb-free and Halogen-free, makes it ideal for mobile device.

#### **Features**

- Wide VCC Supply Range: 1.65V~5.5V
- Low Quiescent Current: 35uA Typical
- CHUANGELECTRONIC CO.L.T.

  BRANGELECTRONIC CO.L.

  BRANGELECTRONIC CO Insertion loss: -1dB@1GHz, -2dB@1.5GHz, -3dB@3.5GHz
- Channel-to-Channel Cross-talk: -30dB Typical
- Power-off Truly Isolated and Off-Isolation: -25dB Typical  $\triangleright$
- 36-Ball WLCSP

# **Applications**

- Laptop
- Multi-Camera and Displays  $\triangleright$
- ➤ 4G/5G Smart Phone
- Mobile and Al Device
- POS camera scan
- Security CIS, Auto-mobile CIS
- Children Watch (e.g.360) with CIS

#### **Order Information**

Package		Part Number	Quantity Per Reel	
	WLCSP 2.4 x2.4 -36 Ball	Tape and Reel	RLCS646WL36/R6	3000PCS

**Table-1 Order Information** 



# **Pin Configuration**




Fig.1 Top-Through View and Top-Side View




Fig.2 Recommended C-PHY Configuration

## **Truth Table**

SEL	/OE	Function		
LOW	LOW	CLKP=CLKAP, CLKN=CLKAN, D <sub>N</sub> (P/N) =DA <sub>N</sub> (P/N)		
HIGH	LOW	CLKP=CLKBP, CLKN=CLKBN, Dn(P/N) =DBn(P/N)		
X	HIGH	Clock and Data Ports High Impedance		

**Table-2 Truth Table** 



# **Pin Descriptions**

Pin Descri	Name	Туре	Description		
A1	VCC	PWR	1.5~5V Positive Supply		
Ai	VCC	FVVIX	Primary Ground Connection. Must be Connected to System		
A2	GND	GND	Ground		
A3	A3 DA4N I/O				
A3 A4	DA4N DA4P	1/0	A Side Data Path 4 Negative  A Side Data Path 4 Positive		
	/OE	1/0			
A5	/UE	I	Chip Enable, Low Active		
A6	SEL	l	Channel Selection. When Low, A side selected; When High,		
B1	DD4N	1/0	B side Selected		
	DB4N	1/0	B Side Data Path 4 Regitive		
B2	DB4P	1/0	B Side Data Path 4 Positive		
B3	DA3N	1/0	A Side Data Path 3 Negative		
B4	DA3P	I/O	A Side Data Path 3 Positive		
B5	D4N	I/O	Common Side Data Path 4 Negative		
B6	D4P	I/O	Common Side Data Path 4 Positive		
C1	DB3N	I/O	B Side Data Path 3 Negative		
C2	DB3P	I/O	B Side Data Path 3 Positive		
C3	NC	0	Not Connected		
C4	NC	0	Not Connected		
C5	D3N	I/O	Common Side Data Path 3 Negative		
C6	D3P	I/O	Common Side Data Path 3 Positive		
D1	DB2N	I/O	B Side Data Path 2 Negative		
D2	DB2P	I/O	B Side Data Path 2 Positive		
D3	DA2N	I/O	A Side Data Path 2 Negative		
D4	DA2P	I/O	A Side Data Path 2 Positive		
D5	D2N	I/O	Common Side Data Path 2 Negative		
D6	D2P	I/O	Common Side Data Path 2 Positive		
E1.	DB1N	I/O	B Side Data Path 1 Negative		
E2	DB1P	I/O	B Side Data Path 1 Positive		
E3	DA1N	I/O	A Side Data Path 1 Negative		
E4	DA1P	I/O	A Side Data Path 1 Positive		
E5	D1N	I/O	Common Side Data Path 1 Negative		
E6	D1P	I/O	Common Side Data Path 1 Positive		
F1	CLKBN	I/O	B Side Clock Path Negative		
F2	CLKBP	I/O	B Side Clock Path Positive		
F3	CLKAN	I/O	A Side Clock Path Negative		
F4	CLKAP	I/O	A Side Clock Path Positive		
F5	CLKN	I/O	Common Side Clock Path Negative		
F6	CLKP	I/O	Common Side Clock Path Positive		

**Table-3 Pin Descriptions** 



Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1)

Parameter	Symbol	Range	Unit
Power Supply Voltage	VCC	-0.5 ~ 6.0	V
Control Pins	_OE, SEL	-0.5 ~ VCC	٧
DC Switch I/O Voltage	V <sub>SW</sub>	-0.3 ~ VCC	V
DC I/O Current	I <sub>IK</sub>	-50 ~ 50	mA
Storage Temperature Range	T <sub>STG</sub>	-55 ~ 150	°C
ESD HBM,	VCC	±2	kV
ANSI/ESDA/JEDEC	_OE, SEL	±2	kV
JS-001-2012	Other I/O Pins	±2	kV
	VCC	±200	V
ESD MM, JESD22-A115	_OE, SEL	±2	kV
	Other I/O Pins	±2	kV

#### **Table-4 Absolute Maximum Ratings**

(1)Stresses beyond those listed in Table-2 Absolute Maximum Ratings may cause permanent damage to the device. They are stress ratings only, which do not imply functional operation of the device at these or any other conditions. Beyond those indicated under Recommended Operating Conditions, exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **Recommend Operating Conditions**

Parameter	Symbol	Range	Unit
Power Supply Voltage	VCC	1.65 ~ 5.5	V
Control Pins	_OE, SEL	0 ~ VCC	V
Signal Dina	HS Mode	0 ~ 0.3	V
Signal Pins	LP Mode	0 ~ 1.3	V
Operating Temperature	TA	-40 ~ 85	оС

#### **Table-5 Recommend Operating Conditions**

(1) If \_OE is left undriven, it will be pulled up to VCC by internal resistor; If SEL is left undriven, it will be pulled down to Ground by internal resistor.



Electrical Characteristics (Ta=25°C, VCC=1.8V, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
POWER SUPPLY	- Cymioci		100000		1110221	
VCC Quiescent Current	IQ	SEL=0 or VCC, _OE=0		30		uA
Power-down Current	Power-down Current IPD				1	uA
DC CHARACTERISTICS						
Input logic high	VIH	VCC=1.8~4.5V	1.6			V
Input logic low	VIL	VCC=1.8~4.5V			0.4	V
_OE Internal pull-up resistor	RUP			2		ΜΩ
SEL Internal pull-down resistor	RDN			2	17	МΩ
On-Resistance for LP MIPI	RON_LP	VIS=1.2V, ION=8mA	9	4.8	10	Ω
On-Resistance for HS MIPI	RON_HS	VIS=0.2V, ION=8mA	11-	4.3	9	Ω
RON Flatness for LP MIPI	RFLAT_LP	VIS=0 to 1.2V ION=8mA	10 N	0.9	(0)	Ω
RON Flatness for HS MIPI	RFLAT_LP	VIS=0 to 0.2V ION=8mA	3/3/	0.2		Ω
RON Matching Between	RMATCH	VIS=0 to 1.2V	0	0.1		Ω
Channels	RIVIATOR	ION=8mA		0.1		12
Switch Off Leakage Current	I IOEE H	_OE=VCC Dn, Dp =VCC DAn, DBn, DAp, DBp=0 CLKn, CLKp=0 CLKAn,CLKBn, CLKAp, CLKBp=VCC	-0.5		0.5	uA
AC CHARACTERISTICS	1					•
Enable Time _OE to Output	tEN	RL=50Ω CL=0pF VIS=0.6V		80	150	uS
Disable Time _OE to Output	tDIS	RL=50Ω CL=0pF VIS=0.6V		40	250	nS
Turn-On Time SEL to Output	tON	RL=50Ω CL=0pF VIS=0.6V		400	1200	nS
Turn-Off Time SEL to Output	tOFF	RL=50Ω CL=0pF VIS=0.6V		130	800	nS
Break-Before-Make Time	tBBM	RL=50Ω CL=0pF VIS=0.6V		250	500	nS
Propagation Delay	tPD	RL=50Ω CL=0pF VIS=0.6V		0.25		nS
HS Mode Skew of Opposite Transitions of the Same	tSK(P)	RL=50Ω CL=0pF VIS=0.3V		6		pS



Output						
HS Mode Skew of		RL=50Ω CL=0pF				
Channel-to-Channel	tSK(O)	((O)   KL=30Ω CL=0pr   VIS= 0.3V		6		pS
Single-Ended Skew		VIS- 0.3V				
Off Isolation	Off	RL= 50Ω f=1.2GHz		25		dB
Off Isolation		VIS=0.2VPP	-25		ub	
Crosstalk (Channel-to-	XTALK	RL= 50Ω f= 1.2GHz		-30		dB
Channel)	ATALK	VIS= 0.2VPP		-30		uБ
-3dB Bandwidth (Insertion	BW-3dB	RL=50Ω CL=0pF		3.5		GHz
Loss)	DVV-SUD	Signal 0dBm		3.5		GHZ
CAPACITANCE						
Switch On Canacitance	CON	VBias=0.2V, f=		1.5	. </td <td>2</td>	2
Switch On Capacitance	CON	1250MHz		1.5	1.	pF
Switch Off Canaditanaa	COFF	VBias=0.2V, f=	- 0	-10	).	٦٦
Switch Off Capacitance		1250MHz	17	1.0		pF

**Table-6 Electrical Characteristics** 

#### Note:

- (1) Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
- (2) RON matching between channels is calculated by subtracting the channel with the lowest max Ron value from the channel with the highest max Ron value.
- (3) Crosstalk is inversely proportional to source impedance

# **Functional Diagram**




Fig.3 Functional Diagram





# Typical Performance Curves (Ta=25°C, VCC=3.0V, CAP=0.1uF, unless otherwise noted)






Fig.4 Switch Bandwidth or Insertion Loss

Fig.5 Switch Channel to Channel Cross-Talk







Fig.6 Switch Off Isolation

Fig.7 Eye Diagram



# **Package Outline Dimensions**

## WLCSP-36B



A1 A2 A3 A4 A5 A6
B1 B2 B3 B4 B5 B6
C1 C2 C3 C4 C5 C6
D1 D2 D3 D4 D5 D6
E1 E2 E3 E4 E5 E6
F1 F2 F3 F4 F5 F6

**Bottom-Up View** 

Top-Through View




Fig.8 Package Outline Dimensions

Cumbal	Dimensions In Millimeter				
Symbol	Min.	Тур.	Max.		
S X - X	2.37	2.40	2.43		
Υ	2.37	2.40	2.43		
X1		0.16			
X2		0.40			
X3	0.175	0.205	0.235		
Y1		0.16			
Y2		0.40			
Z	0.550	0.600	0.650		
Z1	0.145	0.170	0.195		
Z2	0.340	0.365	0.390		
Z3	0.395	0.040	0.045		

**Table-7 Package Outline Dimensions** 



#### **Important Note**

As the RLC product continues to improve gradually, we may experience significant changes. RLC reserves the right to correct, modify, enhance, and amend the products and services they provide, as well as the right to discontinue any product or service. Before placing an order, customers should obtain the latest information to verify that it is current and complete. All products sold must comply with RLC's terms and conditions in order to ensure proper processing of orders. RLC guarantees that the products they sell conform to the terms and conditions applicable to semiconductor sales. Only under this guarantee does RLC consider it necessary to employ testing and quality control measures for their products. Unless mandated by applicable laws requiring strict compliance, there is no obligation for testing all product parameters. RLC does not assume responsibility for customer product design or application. The materials provided contain circuit examples and usage methods solely for reference purposes; they do not guarantee suitability for volume production designs. Additionally, these materials may contain errors that could result in damages incurred by customers; therefore, RLC disclaims any liability in such cases. Customers are advised to use products within the limits specified in these materials while paying particular attention to absolute maximum ratings, operating voltages, and voltage characteristics. Any use of products outside of these specifications absolves RLC from responsibility; customers must accept full responsibility themselves. To minimize risks associated with customer-designed applications, adequate design safety measures should be implemented. When using RLC products, please ensure compliance with relevant laws and regulations pertaining to your country or region regarding application standards as well as testing requirements related to safety performance. For exports of RLC products overseas, it is essential that you adhere strictly to foreign exchange regulations and transaction laws throughout all necessary procedures involved in exportation processes. In case of disposal of any abandoned RLC product(s), please follow appropriate rules and regulations for proper disposal.

RLC products are not designed to be radiation - resistant. Based on the intended usage, customers can incorporate radiation protection measures during the product design process. Under normal circumstances, RLC products do not harm human health. However, since they contain chemicals and heavy metals, do not put them in your mouth. Additionally, the fracture surfaces of wafers and chips can be sharp. When touching them with bare hands, please be careful to avoid injury. Semiconductor products have a certain probability of failure or malfunction. To prevent disruptions and social damages resulting from personal accidents, fire accidents, etc., as well as to avoid malfunctions, customers are required to be responsible for comprehensive design, implementing fire - spread prevention measures, and safety design against misoperation. Please conduct a full assessment of the entire system, and customers can determine its applicability on their own.

This material also includes content related to the company's copyright and know - how. The records in this material are not intended to promise or guarantee the implementation and use of the company's and third - party intellectual property and other rights. Without the permission of our company, it is strictly prohibited to reprint, copy any part of this work, or disclose the material information to third parties.

RLC shall not be held responsible for any damage or harm that occurs which is not related to the product itself, as well as for any infringement of third - party rights such as intellectual property rights. For more details about this material, please contact our sales office.